Regviz

Espressif Systems /ESP32-P4 /PPA /SR_BYTE_ORDER

Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text

Interpret as SR_BYTE_ORDER

Share

Cut and paste this URL to share the unmodified register and value:

https://regviz.com/r/Espressif Systems/ESP32-P4/PPA/SR_BYTE_ORDER#0x0

31 2827 2423 2019 1615 1211 87 43 0 0 0 0 0 0 0 0 00 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 (SR_RX_BYTE_SWAP_EN)SR_RX_BYTE_SWAP_EN 0 (SR_RX_RGB_SWAP_EN)SR_RX_RGB_SWAP_EN 0 (SR_MACRO_BK_RO_BYPASS)SR_MACRO_BK_RO_BYPASS

Description

Scaling and rotating engine byte order register

Fields

SR_RX_BYTE_SWAP_EN

Set this bit to 1 the data into Rx channel 0 would be swapped in byte. The Byte0 and Byte1 would be swapped while byte 2 and byte 3 would be swappped.
SR_RX_RGB_SWAP_EN

Set this bit to 1 the data into Rx channel 0 would be swapped in rgb. It means rgb would be swap to bgr.
SR_MACRO_BK_RO_BYPASS

Set this bit to 1 to bypass the macro block order function. This function is used to improve efficient accessing external memory.

Links

()

Register License

Copyright 2024 Espressif Systems (Shanghai) PTE LTD

Licensed under the Apache License, Version 2.0 (the “License”); you may not use this file except in compliance with the License. You may obtain a copy of the License at

http://www.apache.org/licenses/LICENSE-2.0

Unless required by applicable law or agreed to in writing, software distributed under the License is distributed on an “AS IS” BASIS, WITHOUT WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied. See the License for the specific language governing permissions and limitations under the License.

 ()

Register Reference

https://github.com/cmsis-svd/cmsis-svd-data